久久久国产一区二区三区四区小说_久久久黄色大片_久久久极品_久久久经典_一级久久_一级久久久久

岗位职责:1.Develop advanced standard cell and GPIO libraries on advanced process technologies (6nm, 7nm, 12/16nm, 22/28nm, etc.)2.Take challenging tasks from circuit design to SOC design to achieve world-class PPA performance (high-performance, low-power, and area-effective)任职要求:1.Good knowledge of circuits design. Experience in digital circuit or analog design is preferred. 2.Experience in Cadence/Synopsys/Mentor EDA tools and Linux/Unix environment is preferred3.CAD and script capability such as Python/Perl/Shell is preferred.4.Solid understanding of device scaling challenges and circuit-process technology interactions applicable for advanced FinFET nodes is a plus.5.Experience in reliability (EM, high-temperature aging effects, etc.) is a plus6.Self-motivated and hard work. 职能类别：硬件工程师